Introduction

Background and importance
The recent advances in processor technology, both in execution efficiency in terms of cycles-perinstruction and in raw clock rate, have dramatically improved single processor performance. These processors are also being incorporated into the next generation of Massively Parallel Processors (MPPs). However, these processors perform at full speed only when programs exhibit enough locality for data caches to sustain high hit-rates. When such locality does not exist, the performance drops from the CPU's cycles-*This work was supported in part by ONR grant N00014-93-1-0076, by NSF grant CCR-9216053 and by a grant from the IBM and AT&T Corporations. The content of this paper does not necessarily reflect the position or policy of the U S . Government-no official endorsement should be inferred or implied.
t { kaplow w ,maniat tb,sz ymansk}@cs .rpi .edu per-instruction speed to the much slower memoryreference access speed.
Cache performance is therefore an important consideration in the development of compiler code optimization techniques. Given a description of a target computer and a program, the compiler should be able to optimize the generated code to take advantage of the cache architecture.
In this paper we develop a dynamic cache performance estimation technique that determines the missrate of a section of an application code using an architecturally accurate cache simulator. The miss-rate information can be used to guide applicability of compilation optimization techniques, as well as to assist in providing a more accurate execution cost estimate necessary for scheduling algorithms (c.f., [ 12, 51).
Applications of cache performance predict ions
For many scientific numerical computations a large portion of the execution time is spent in nested loop structures that iterate over several, generally multidimensional, arrays, performing stencil computations. These are computations in which the evaluation of each new data element requires the data from some non-data-dependent neighborhood in one or several arrays. Unfortunately, the performance of the stencil computations are often highly non-linear as a function of the iteration ranges of the enclosing loop nest. Figure 1 illustrates this effect for an IBM SP1 processing node executing the Jacobi iteration in a solver for partial differential equations. The machine performance is plotted as a function of the size of a square array and is measured in millions of points computed per second. The figure shows that the performance of the code is highly dependent on the size of the array computed and it drops by more than 25% at the array size of approximately 10242. Since the computational complexity remains constant, this is caused by a decrease in cache effectiveness. Loop nests are prime prospects for code optimization. Many loop restructuring optimizations influence cache performance. Examples are loop interchange , fusion , distribution , iteration-space blocking, and skewing (c.f., [15, 9, 41) which can dramatically improve the performance of loops and therefore programs (c.f., [8, 111). For example, Figure 1 shows the application of an iteration-space blocking optimization, which can improve performance by preserving the locality of reference independently of problem size. For large problem sizes, blocking modifies the loops in such a way that arrays are iterated over in blocks whose size is less than the cache performance degradation point.
Central to the use of loop optimizations is the development of a metric that can be used to determine the relative cache performance for an original and optimized loop nest. For other compiler optimizations, prediction of the cache performance degradation point is of interest as well.
Methods for cache performance prediction
Methods proposed for determining the cache performance of a loop nest can be classified into two groups. Dynamic techniques require program benchmarking with real or synthetic address traces. Static techniques attempt to estimate cache performance based on an analysis of program components such as array accesses contained within the loop nest.
Program benchmarking involves compiling and executing code segments on the target computer. The cache effectiveness can then be estimated by the deviations of the execution time from the algorithmic complexity of the segment.
The effectiveness of a cache can also be measured by extracting the memory reference trace of a program and then running the trace through an architectural simulator. There are both hardware and software methods for capturing the reference traces. Once obtained, the they can be fed into an architectural simulator of the cache. The greatest drawback to this approach is that to be effective, traces have to be millions of references long [13] . Another problem, especially relevant to scientific numerical codes, is that the identity of the program Components and structure that generated the address trace is lost, and therefore it is difficult to make conclusions about how to modify the source code to improve performance.
Static techniques use program analysis to estimate the number of cache misses generated by a program fragment. Most of the recent work has focused, as we do, on the loop nests of a program. Porterfield [ll] estimates the number of cache lines referenced by a loop, but considers only caches with unit line size. Moreover, his method is applicable only to loops with constant data dependency vectors. Ferrante et a1.[7] determine an upper bound for the number of distinct cache lines referenced in a program using a detailed analysis of the data dependency of array references and index expressions in loop nests. Fahringer[3] develops the notion of array access classes that are created by grouping together array references that exhibit the same spatial and temporal reuse. He applies this method successfully to loop interchange and loop distribution optimizations. Wolf and Lam [9] develop a cache model based on the number of loops carrying reuse. They classify cache misses into two groups: cross interference, which is the interference between two different variables, and self interference, caused by references to the same array. They develop a procedure to determine the blocking parameters to eliminate self interference, which they found to cause the largest increase in miss-rates. Temam et a1.[14] , attempt to derive analytical expressions for the cache miss rates. They carefully examine the role of cache interferences, but their analysis is limited to directmapped caches and rectangular loops with only one loop index per dimension.
All the above methods analyze a program loop nest to determine an expression that represents the number of cache misses for that nest. Some of the methods are limited by the types of loop nests that can be analyzed, others by the cache types that the model can represent. Their main advantage in comparison to dynamic methods discussed earlier is speed, their main drawback is accuracy.
Several researchers evaluate the performance of program code sections using linear models in which the estimated time is equal to the execution frequency times Balasundaram, et. a1 [l] use a training-set method to determine the cost of elementary operations on a target and then use a linear model to determine the cost of a section of code.
Organization of the paper
In this paper we present a simulation based approach that can be used with a class of loops that are characteristic of a majority of scientific programs. Figure 2 shows how our method integrates with the static loop cost estimate to produce a performance prediction. The performance prediction is then used to guide loop optimizations. The shaded portions of the figure show the extent of this paper.
The remainder of this paper is structured as follows. Section 2 describes the program structure and an architectural model of the processor used in simulations. Section 3 presents the architectural cache simulator. Section 4 validates the simulator through experiments with several common benchmark programs and machine architectures. In section 5, an heuristic method is shown that reduces the execution time required This section presents the cache architectural model used in the simulation, and the application program model used to drive the simulation.
Architectural model and parameters
A MIMD, distributed memory architecture is assumed, with message-passing communications between the processors. Each processor contains an execution unit and a memory hierarchy that includes at least one level of cache memory. As defined in [13], a cache is the first level of memory closest to the processor. It generally has access times that are commensurate with the instruction cycle time of the processor, and is therefore several times faster than main memory access time. Cache is an associatively addressed memory which at any execution instance represents some subset of the address space of a processor. A cache can be described by several parameters denoted here by L , I<, N . The parameter L describes the number of bytes per line of the cache. I< is the number of lines per set, and finally, N is the number of sets in the cache. Each address generated by a processor has K possible places it can appear in the cache. If I< = 1, then the cache is called direct-mapped, otherwise the cache is K-associative. In addition, we assume that we know the address bits used to map the set number to the A' possible lines, and the address bits that select the byte within a line. We also require the knowledge of the replacement algorithm used to determine which line in the cache is to be replaced when a cache miss occurs.
Definition of the computational model
We focus on scientific numerical problems in which most of the program's time is spent executing loop nests. By loop nest, we understand a perfectly nested loop structure as defined in [ll] . We assume a Single Program Multiple Data (SPMD) program in which the same loop nest is executed on every processor, with each processor evaluating a subrange of the loops in the nest. Data are partitioned according to the evaluator-owns rule, i.e., the processor stores locally data that it computes.
Data partitioning vs. cache performance
One method to improve performance of stencil computations is to select an optimum partitioning of loop ranges across the set of processors. This selection requires the estimation of the execution time for the subrange assigned to each processor and communication time for necessary messages. For example in [l] , it can be seen that the most efficient partitioning scheme is dependent on the domain size. Our sample scientific numerical problem is the simple but commonly used Jacobi method for solving partial differential equations. The general form of the function involved is: ~i , j , t +~ = F ( U i , j + l , t + ~i + l , j , t + U i , j -l , t + U i -l , j , t ) Figure 3 shows an example of how the Jacobi code can be coded in the Fortran-D programming language for SPMD execution. The code specifies that each of the arrays A and B is sliced into four square blocks and each block is assigned to a processor. Each processor is therefore responsible for computing an array of 2048 x 2048. The data dependencies in the computation require that each processor exchange with other processors the edge rows or columns of the partitioned array that they share. Thus, in the compiled code, there is a communication phase, where the edge elements are exchanged, and a computation phase, where the new values of the elements are computed. The computation phase is primarily represented by the loop nest b, i] and it is this structure we examine for cache performance in this paper. It is important to observe that data partitioning is decided by problem size, the number of available processors, and the communication overhead. Therefore the subrange allocated to each processor is independent of cache performance.
We measure the performance of this code on each processor in the number of array elements (data for three different strategies of data partitioning: by row, by block, and by column. There are two observations that are important to make about Figure 4 . The first is, not unexpectedly, that the machine's performance on the problem is determined by the size of the problem, and the data partitioning used. The second one is that which partitioning is the best is dependent the data sizes. However, the sharp drop at the range value of 1024' for the block partition cannot be explained by a linear model of program performance or by the small increase in message size. This sharply non-linear performance curve can be explained by the cache performance of the SP1, and corresponds exactly to the single-processor performance shown in Figure 1 . For the Jacobi program, on the SP1, it turns out that the critical dimension is the column length, represented by the i loop. When this loop's range is larger than 1024 the performance drops off dramatically. This accounts for the lower performance of the column decomposition, and the higher performance of the row decomposition. This type of performance degradation based on loop range sizes is evident on other common numerical codes on this and other processor architectures.
Memory access patterns are induced by the order of array traversals inside loop nests. One avenue of optimization is to reorder the array traversals to obtain a more efficient memory access pattern with respect to cache performance for a given architecture. This reordering can be performed, for example, by loop interchange or ateration-space blocking. A prediction method that determines the cache miss rates for each optimization could guide the selection of the most efficient ordering, or proper iteration blocking.
Recall that in Figure 4 a decrease in performance caused by cache effects near the problem size 1024 x 1024 data points per processor is present. Proper code tuning, using iteration blocking as shown in Figure 1 , removes this effect.
An iteration space blocking optimization exhibits improved performance because it improves locality of reference for problem sizes exceeding the loop range threshold values.
Cache performance estimation via simulation
This section details the cache simulation system. Section 3.1 describes operation of the cache simulator and its use of the cache parameters. Section 3.2 explains the translation of a source loop nest to a state machine. It is this state-machine that generates the virtual addresses which are the input to the cache simulation engine.
Cache simulator engine
The simulation engine is a parameter driven cache simulation model. It assumes that the bits that select a byte within a cache line are the lower log(L) bits of an address, and that the next log(N) bits above the line bits select the set.
The cache is initialized with a state in which all lines are empty. Therefore, all initial references will cause a cache miss. This is not an unreasonable assumption for two reasons. First, the likelihood of reuse of the cache from one nest loop nest to another may be small, and second, the simulation is run sufficiently long so that the number of references t o each cache line is large enough for the initial misses to be insignificant.
In one cache simulation cycle, the simulation engine calls a state-machine, which was constructed from the source code to be simulated, to obtain the nezt virtual address. This address is then decoded into the set and tag. Based on the associativity of the target machine, a simulated cache tag directory is searched for the tag. If there is a match, then a hit is recorded. To model the replacement algorithm, extra state information is recorded for each set. Commonly the algorithm is a form of Least Recently Used (LRU) replacement. Thus, for a hit, the set state information is updated such that the line number within the set is put at the end of the replacement list. If the reference is a miss, a replacement line is selected, based on the set the address maps to and the LRU state (or other relevant to the particular replacement algorithm) information, and the address tag is updated.
State-machine translation
The cache simulation engine requires as an input a sequence of addresses that represent the address trace of the loop nest to be simulated. As indicated before, during each simulation cycle, the simulation engine calls a state-machine to obtain the next address.
The state machine translation process takes the original loop nest and generates three components. The first component consists of variable declarations that represent the loop variables. There is one simulated loop variable for each actual loop variable. A variable called ping is also allocated. This variable contains the state of the state-machine. The final set of variables allocated, one per array in the loop nest, represent the virtual base address of each array respectively.
The second component generated by the translation process is an initialization routine that is called once at the beginning of the simulation. The routine initializes the ping variable, the simulated loop variables, and the virtual base addresses of the simulated arrays.
The last component generated by the translation process is the actual simulation state-machine. There are two essential parts, the first part contains the framework for the state-machine, primarily a switch statement that directs the operation of the statemachine based on the ping variable. The second part consists of case statements that are generated for each 
Method validation
To validate our cache simulation method we have experimented with different benchmark algorithms as well as several different architectures. The following benchmarks were used: Vector Product that computes a double precision vector inner product, Jacobi Iteration for solving partial differential equations (PDEs), Ocean Model solving a continuity equation taken from two-layer, linear unidirectional model of wind-driven circulation in a density-stratified ocean, and Shallow Water Model which is a section of the weather prediction program written at the National Center for Atmospheric Research. All benchmarks, except the first one, are stencil computations that are representative of a large class of supercomputer applications. 
Experiments predicting performance
Each virtual address is generated by an expression that uses the simulated loop control variables and the size of the data elements of the array involved to compute, using either row-major or column-major form, the simulated offset of the data item from the beginning of each array respectively. This offset is added to its corresponding base virtual address. However, only unique addresses at each nesting level are included. This represents the likely compiler optimization of allocating a register for an array access and replacing additional references a t the same nesting level with register operations.
The ping state variable is incremented to indicate that the next time the state machine procedure is called the appropriate next case statement will be active, and finally the virtual address is returned. Figure   Figure 6 Single processor performance is defined as a function of the number of data points processed per second of wall clock time. Densely sampled curves of single processor performance, normalized against the best performance obtained for each benchmark, are shown versus problem size in Figure 7 and by the target curves in Figures 10 and 8 .
Comparing the figures, there is a strong correlation between the performance on the target machine and the simulated cache hit-rate. The densely sampled cache simulation results are compared with the densely sampled target performance data in Table 2 .
The Actual column in the table contains observed performance loop range thresholds, which, when exceeded, result in substantial performance degradation. The Error(percent) column is the relative error between the simulations and measured performance loop range thresholds on the target architecture. The maximum (in magnitude) relative error observed is 17% for the shallow water model benchmark on the Super-SPARC. Such large error is partially due to the relatively continuous decline of the performance of this benchmark and its quite low simulated miss rates. For other benchmarks, the relative error does not exceed 10%. 
Experiments predicting optimization results
The next set of experiments focuses on predicting the performance of original and optimized loop nests in order to evaluate usefulness of the optimization. Examples of both the loop znterchange and zterataonspace blockzng optimizations are presented. Figure 9 shows the performance results of the Jacobi iteration benchmark running on a single node of the SP1 and the cache simulated hit-rate. The cache simulation correctly shows that the original loop nest is preferred.
The loop interchange results for the ocean model benchmark are shown in Figure 10 . Both loop nests have roughly the same performance curves and for both a decrease in performance begins approximately at a loop range value of 500. Correspondingly, the simulated cache hit-rates follow roughly the same pattern, where both the original and interchanged loops have a distinct fall-off at the loop range of approximately 500. Iteration-space blocking. One of the most important optimizations for loop nests is blocking or tiling [15] . This kind of optimization is used to increase the locality of data references during the loop execution to increase probability that these references will be already located in cache. To achieve this effect, additional levels of loops are added so that inner loops iterate over blocks of the original iteration space. One of the issues in blocking is to choose the blocking factor, that is the size of the blocks that maximize cache effectiveness. Choosing too small a blocking factor causes the loop to incur large numbers of intrinsic misses (the addresses currently in cache are used again in the next blocks but are removed from cache due to the references to the subsequent rows of the current block). Too large a factor causes a large increase in self-interference misses in the cache (the addresses currently in cache are used again in the following rows of the current block but are removed from cache by references t o the subsequent elements in the current row) [9] . We can use the cache simulation to determine the effective blocking factor. In the following example, we take the original loop ordering of the shallow water model benchmark used in the previous sections and show that by using the optimum loop range found by inspecting the simulated cache performance profile we can improve the performance of this benchmark.
From Table 2 , we can predict that the optimum range value is 90 for SP1 architecture. However, this value was determined from a cache simulation that assumed that the arrays referenced inside the loops were contiguously allocated. When the code is blocked, the reference pattern generated by the blocked traversal will not follow a traversal of a contiguously allocated Performance Improvements for Various array. The static prediction methods, such as proposed by Wolf and Lam[9] or Fahringer [S] do not take this into consideration, and therefore they are not able to choose the correct blocking factor for a loop (in particular, the method in [9] relies on use of copy optimization in which each block is copied to an auxiliary array). Our approach is to determine the optimum blocking factor for in-place execution. The optimum in-place blocking factor is determined by modifying the virtual address generating state-machine to produce addresses representing a traversal of a block within a larger array. The state-machine is modified by changing the array address calculation so that a distance between rows (in a row-major organization) is larger than the row size of the block. When this is done, the cache miss-rate increases and the optimum loop range decreases to 60 for the shallow water benchmark run on SP1. Figure 11 shows the target execution performance improvement for blocked versions of the shallow water model benchmark over the original code. Three different problem sizes are shown, each executed with several different block sizes. The predicted blocking size of 60 yields performance within a few percent of the optimum performance improvement for each of the problem sizes.
Heuristic search method
Unfortunately, developing a densely populated hitrate curve via simulation is time consuming, hence it is unsuitable for integration into a compilation system. However, there is both theoretical and experimental evidence that the cache miss-rate, (miss-rate= l-hitrate), curve as a function of a relevant range is S shaped as seen in Figure 12 . For performance reasons it is most desirable to operate at the rightmost value of the loop range, I , to the left of the steep region approaching c. This is the maximum problem size exhibiting good performance characteristics (in the case of loop transformations, smaller values would increase the iteration overhead with respect to the number of computations performed). The abrupt change takes place over very small range intervals] on the order of 10'.
Taking advantage of the shape of the cache-miss rate curves, we developed the heuristic, for finding the optimal range (see Figure 13 ). The user can define also a tolerance T on 2, and limit y for the left and right slope values (default values are T = 10, y = 0.1). The function, f ( m ) , returns a normalized simulated cache miss-rate value with respect to the initial range. The required number of steps for the recursive bisection is bounded by log e. Hence, the selection of a good initial interval is important. We plan to use static cache performance analysis techniques for selecting initial values for a and b.
A comparison of actual range values with the heuristic results is presented in Table 3 . 1 Jacobi I 500 I 400 I -20 I 8 Table 3 : Heuristic Cache Search Performance the above compile time penalty many times over. A positive value of an error in Table 3 indicates that the heuristic picks a larger performance loop range threshold than the actual threshold. The positive error is usually small, not exceeding 8%. The largest negative error is the Jacobi iteration benchmark on the i860 with a 20% error. This occurs because of the way the heuristic selects the threshold, since it correctly discovers that the miss rate increases with a sharp jump occurring around problem size of 512. Intentionally] the heuristic underestimates the threshold value by picking the left edge of the upward slope, became the cost of underestimating is a slight increase in loop control overhead, and overestimating can increase the miss-rate and degrade performance considerably.
Conclusions and further research
We have shown that it is possible to efficiently determine the performance characteristic of loop nests over a loop range by using an heuristically-directed architecturally-based cache simulation. We have also shown that this information can successfully be used to guide common loop optimization decisions, such as loop-interchange and iteration-space blocking. Finally, we have found that to determine the correct blocking factor, the virtual addresses generated for the simulation must represent access in a non-contiguously allocated array.
We need to more carefully choose the number of virtual addresses generated for each simulation. So far, we have found that the simulated miss-rate characteristic of stencil-based numerical codes to be consistent over a wide range of numbers of virtual address generated once a threshold trace length has been reached. The goal would be to select an heuristic that provides a long enough trace for accurate simulation, but not too long as to be overly time-consuming.
One possible improvement to the simulation state machine itself is the addition of other likely compiler optimizations such as common sub-expression elimination, loop invariant or inductive expressions when determining the state-machine simulated references to more accurately represent the reference pattern of actual compiled code.
Our next effort is to integrate static performance estimates of these optimized loop constructs based on a training-set-like method [l] , adjusted for cache effects. Once this is done we will have an accurate execution time function that describes the loop. Additionally we will integrate it with a method to determine the cost of the communication requirement of the loop. This will result in a fully characterized program components that can be used for both compiler optimization decisions and machine architecture evaluations.
